Read-once Projections and Formal Circuit Verification with Binary Decision Diagrams

نویسندگان

  • Beate Bollig
  • Ingo Wegener
چکیده

Computational complexity is concerned with the complexity of solving problems and computing functions and not with the complexity of verifying circuit designs. The importance of formal circuit veriication is evident. Therefore, a framework of a complexity theory for formal circuit veriication with binary decision diagrams is developed. This theory is based on read-once projections. For many problems it is determined whether and how they are related with respect to read-once projections. It is proved that multiplication can be reduced to squaring but squaring is not a read-once projection of multiplication. This perhaps surprising result is discussed. For most of the common binary decision diagram models of polynomial size complete problems with respect to read-once projections are described. But for the class of functions with polynomial-size free binary decision diagrams (read-once branching programs) no complete problem with respect to read-once projection exists.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Digital Circuit Verification Using Partially-Ordered State Models

Many aspects of digital circuit operation can be efficiently verified by simulating circuit operation over “weakened” state values. This technique has long been practiced with logic simulators, using the value X to indicate a signal that could be either 0 or 1. This concept can be formally extended to a wider class of circuit models and signal values, yielding lattice-structured state domains. ...

متن کامل

Word Level Symbolic Model Checking A New Approach for Verifying Arithmetic Circuits

The highly-publicized division error in the Pentium has emphasized the importance of formal verification of arithmetic operations. Symbolic model checking techniques based on binary decision diagrams (BDDs) have been successful in verifying control logic. However, lack of proper representation for functions that map boolean vectors into integers has prevented this technique from being used for ...

متن کامل

Probabilistic Verification over GF(2m) Using Mod2-OBDDs

Formal verification is fundamental in many phases of digital systems design. The most successful verification procedures employ Ordered Binary Decision Diagrams (OBDDs) as canonical representation for both Boolean circuit specifications and logic designs, but these methods require a large amount of memory and time. Due to these limitations, several models of Decision Diagrams have been studied ...

متن کامل

Optimal ordered binary decision diagrams for read-once formulas

In many applications like verification or combinatorial optimization, OBDDs (ordered binary decision diagrams) are used as a representation or data structure for Boolean functions. Efficient algorithms exist for the important operations on OBDDs, and many functions can be represented in reasonable size if a good variable ordering is chosen. In general, it is NP-hard to compute optimal or near-o...

متن کامل

High-level Methods for OBDD-based Sequential Verification

Today, usage of complex circuit designs in computers, in multimedia applications and communication devices is widespread and still increasing. At the same time, due to Moore’s Law we do not expect to see an end in the growth of the complexity of digital circuits. The decreasing ability of common validation techniques – like simulation – to assure correctness of a circuit design enlarges the nee...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1995